

What is claimed is:

1 1. A method of forming contact holes for a memory
2 device, comprising the steps of:
3 providing a substrate having a memory array region and
4 a peripheral circuit region, a plurality of gate
5 structures formed overlying the array region and
6 the peripheral circuit region, wherein the gate
7 structure comprises a gate, a gate capping layer,
8 and a gate spacer;
9 forming a first insulating layer between the gate
10 structures;
11 forming a second insulating layer on the gate
12 structures and the first insulating layer;
13 successively etching the second and first insulating
14 layers using the gate capping layers, the gate
15 spacers, and the substrate as stop layers to form
16 bit line contact holes on the memory array region
17 to expose the substrate and the gate spacers and
18 form substrate contact holes and gate contact
19 holes on the peripheral circuit region to expose
20 the substrate and the gate capping layers;
21 forming a protective spacer over each sidewall of the
22 bit line contact holes, the substrate contact
23 holes, and the gate contact holes;
24 etching the gate capping layer under each gate contact
25 hole using the protective spacer as a stop layer
26 to expose the gate; and
27 removing the protective spacers.

1 2. The method as claimed in claim 1, further forming
2 a hard mask on the second insulating layer.

1 3. The method as claimed in claim 2, wherein the hard
2 mask is a polysilicon layer.

1 4. The method as claimed in claim 1, wherein the gate
2 comprises a metal silicide layer.

1 5. The method as claimed in claim 1, wherein the gate
2 capping layer and the gate spacer are silicon nitride
3 layers.

1 6. The method as claimed in claim 1, wherein the
2 first insulating layer is a borophosphosilicate glass (BPSG)
3 layer.

1 7. The method as claimed in claim 1, wherein the
2 second insulating layer is a tetraethyl orthosilicate (TEOS)
3 oxide layer.

1 8. The method as claimed in claim 1, wherein the
2 protective spacer is a metal nitride spacer.

1 9. The method as claimed in claim 8, wherein
2 formation of the protective spacers comprises the steps of:

3 forming a conformable metal nitride layer on the second
4 insulating layer and the inner surfaces of the
5 bit line contact holes, the substrate contact
6 holes, and the gate contact holes; and

7 anisotropically etching the metal nitride layer using
8 the BCl, CL₂, HBr, and N₂ as reaction gases to
9 form the protective spacers.

1 10. The method as claimed in claim 8, wherein the
2 protective spacer is a titanium nitride layer.

1 11. The method as claimed in claim 10, wherein the
2 protective spacer is removed by a mixture of sulfuric acid
3 and hydrogen peroxide (SPM).

1 12. The method as claimed in claim 1, wherein the
2 protective spacer has a thickness of about 80 to 200Å.

1 13. The method as claimed in claim 10, wherein the
2 gate capping layer is etched using CH₃F, O₂, and CO as
3 reaction gases.

1 14. A method of forming contact holes, comprising the
2 steps of:

3 providing a substrate on which a plurality of gate
4 structures is formed, wherein the gate structure
5 comprises a gate, a gate capping layer, and a
6 gate spacer;

7 forming an insulating layer on the gate structures and
8 filling between the gate structures;

9 etching the insulating layer using the gate capping
10 layers, the gate spacers, and the substrate as
11 stop layers to form first contact holes between
12 the gate structures to expose the substrate and
13 the gate spacers and form second contact holes

14 overlying each gate structure to expose the gate
15 capping layers;
16 forming a protective spacer over each sidewall of the
17 first contact holes and the second contact holes;
18 etching the gate capping layer under each gate contact
19 hole using the protective spacer as a stop layer
20 to expose the gate; and
21 removing the protective spacers.

1 15. The method as claimed in claim 14, further forming
2 a hard mask on the insulating layer.

1 16. The method as claimed in claim 15, wherein the
2 hard mask is a polysilicon layer.

1 17. The method as claimed in claim 14, wherein the
2 gate comprises a metal silicide layer.

1 18. The method as claimed in claim 14, wherein the
2 gate capping layer and the gate spacer are silicon nitride
3 layers.

1 19. The method as claimed in claim 14, wherein the
2 insulating layer comprises borophosphosilicate glass (BPSG).

1 20. The method as claimed in claim 14, wherein the
2 insulating layer comprises tetraethyl orthosilicate (TEOS)
3 oxide.

1 21. The method as claimed in claim 14, wherein the
2 protective spacer is a metal nitride spacer.

1 22. The method as claimed in claim 21, wherein the
2 formation of the protective spacers comprises the steps of:
3 forming a conformable metal nitride layer on the
4 insulating layer and the inner surfaces of the
5 first contact holes and the second contact holes;
6 and
7 anisotropically etching the metal nitride layer using
8 BC₁, CL₂, HBr, and N₂ as reaction gases to form
9 the protective spacers.

1 23. The method as claimed in claim 21, wherein the
2 protective spacer is a titanium nitride layer.

1 24. The method as claimed in claim 23, wherein the
2 protective spacer is removed by a mixture of sulfuric acid
3 and hydrogen peroxide (SPM).

1 25. The method as claimed in claim 14, wherein the
2 protective spacer has a thickness of about 80 to 200Å.

1 26. The method as claimed in claim 14, wherein the
2 gate capping layer is etched using CH₃F, O₂, and CO as
3 reaction gases.